The only significant misfeature of this chip is that it forces the ethernet payload in received packets to be misaligned - that is, the IP header ends up on a two-byte rather than a four-byte boundary. This measurably slows the CPU's access to the data in the IP header.
DEC has suggested that this design decision will be changed in future versions of the chip.